
EE273 Lecture 10

Introduction to System Timing

October 28, 1998

William J. Dally
Computer Systems Laboratory
Stanford University
billd@csl.stanford.edu

Today's Assignment

- Problem Set 5
 - SPICE capacitively coupled RC lines
 - Problems 8-2, 9-2, and 9-3
- Reading
 - Sections 9.6.1 through 9.6.5
 - Complete before class on Monday 11/2

A Quick Overview

- Timing
 - defines when a value is present on a signal line
- Signals, values, and events
 - at an instant in time a signal holds a value
 - over time, a signal carries events (time-value pairs)
 - there are many ways of encoding events
- Clock domains
 - a group of signals *bundled* with a single clock forms a domain
 - need synchronizers to cross between domains
- Timing components
 - delay elements
 - combinational logic
 - clocked-storage elements
- Timing uncertainty
 - skew
 - jitter
- Synchronous Timing
 - all signals in one domain
 - narrow windows of allowed operating frequency
- Pipeline Timing
 - clock forwarded with signal
 - operates across wide range of frequencies

EE273, L10, Oct 28, 1998 Copyright (C) by William J. Dally, All Rights Reserved 3


Timing The Big Picture

The diagram illustrates two common digital circuit configurations. The top configuration shows a pipeline of two D flip-flops. The output of the first flip-flop (Q) is connected to the input (D) of the second flip-flop. Between the two flip-flops, there are two inverters and a delay element (represented by a cylinder). The bottom configuration shows a D flip-flop whose output (Q) is connected to the input (D) of a second D flip-flop. Between the two flip-flops is a cloud labeled 'Combinational Logic'.

EE273, L10, Oct 28, 1998 Copyright (C) by William J. Dally, All Rights Reserved 4

Was it 5 or was it 6?

- Timing defines *when* a value is present on a line
 - how many 1s does a high pulse correspond to?



- requires a convention to decide when one “1” ends and the next begins
- most conventions mark boundaries with *transitions*
 - of the signal itself
 - of a related *clock* signal
- uncertainty in the timing of these boundaries limits operating speed, not absolute delay

EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

5

Signals, Values, and Events

- At a given instant in time a signal has a *value*
 - “1” or “0” for a binary signal
- Over time, a signal has a sequence of *events*
 - e.g., 01011111001
 - each event is a *value* and a *time*
 - 0 at $t=0$, 1 at $t=500\text{ps}$, (0,1ns), (1,1.5ns), (1,2.0ns)
 - need to encode an event even when the signal doesn't change value

EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

6

Encoding Events

- There are many ways of encoding events
- *Periodic* encodings implicitly define when events happen
 - still need a transition every so often to keep synchronized
- *Aperiodic* encodings explicitly define when events happen
 - with a transition for every event
 - per-signal (e.g., dual-rail) vs. bundled
 - RZ vs NRZ

EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

7

Clock Domains

- A group of signals bundled with one clock defines a *clock domain*
- Signals within a clock domain can be combined and sampled by the clock
- Care is required when switching between clock domains
 - depends on relationship between the two clocks
 - mesochronous
 - plesiochronous
 - periodic
 - asynchronous
 - a synchronizer is probably required

EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

8

Delay and Rise/Fall Times

- delay (from 50% to 50%)
- rise time (from 10% to 90%) or 20 to 80 or 25 to 75

EE273, L10, Oct 28, 1998
Copyright (C) by William J. Dally, All Rights Reserved
9


Timing Building Blocks

- delay elements
 - described by
 - nominal delay
 - timing uncertainty, skew and jitter
- combinational logic
 - contamination delay
 - propagation delay
- clocked storage elements
 - align a signal to a clock
 - signal *waits* to be sampled by a clock
 - output is held steady until the next clock

EE273, L10, Oct 28, 1998
Copyright (C) by William J. Dally, All Rights Reserved
10

The Edge-Triggered Flip-Flop

- Conceptually simplest clocked storage element
- Samples data on rising edge of clock
 - data must remain valid during an *aperture* time during sampling
- Output is held steady until next clock
 - output is steady until a *contamination delay* after clock
 - output has correct value a *propagation delay* after clock




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

11

Maximum and Minimum Delay Constraints





EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

12

Other Clocked Storage Elements

- level sensitive latch
 - passes data when enable high
 - holds output when enable low
- dual edge-triggered flip-flop
 - samples data on both edges of the clock
 - allows clock to run at *same* frequency as the data





EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

13

Properties of Clocked Storage Elements

- Setup, hold, and delay
- Aperture time




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

14

The Eye Diagram Revisited

- Operating rate is limited by 3 factors
 - transition (rise) time
 - aperture time
 - timing uncertainty, skew and jitter




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

15

Synchronous Timing

- Consider a link using synchronous timing




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

16

Synchronous Timing Skew and Jitter

- Sources of uncertainty:
 - skew (across multiple lines) of line delay
 - jitter of Tx, Rx, and Line delay
 - skew and jitter of global clock
 - usually large because of high fanout
- For best performance want to *center* the sampling clock on the eye
- Line delay must be an odd multiple of half the clock!




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

17

Synchronous Timing Example

- Suppose line is 1m long
 - 6ns with Tx and Rx delay
- Rise time is 100ps
- Aperture time is 50ps
- Skew+Jitter is 100ps (p-p)
- How fast can the link go?
- What frequencies can it operate at?
 - at 4Gb/s, 24 bits on the wire
 - must slow to 23.5 bits on the wire (3.92Gb/s)
 - $t_{cy} = 255ps \pm 200fs$
 - next window is at 22.5 bits (3.75Gb/s)



EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

18

The problem with Synchronous Timing

- At high speeds and long lines it only operates over very narrow ranges of clock frequency
 - impractical to control delays and frequencies to precision required
 - unable to switch frequency of operation
 - can't margin test system


EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

19

Pipeline Timing

- Delay the clock by the same amount as the data *plus* half a bit cell
- System will work from DC to maximum frequency $1/(t_r+t_a+t_u)$
- Defines a new clock domain at the far end of the line




EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

20

Pipeline Timing Example

$t_r=100\text{ps}$, $t_a=50\text{ps}$
 $t_j=10\%$ of active delay, $t_s=10\%$ of active delay, 1% of wire delay
 $t_{dCQ}=200\text{ps}$, $t_{buf}=200\text{ps}$, $t_{clk_buf}=600\text{ps}$



EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

21

Next Time

- Closed-loop timing

EE273, L10, Oct 28, 1998

Copyright (C) by William J. Dally, All Rights Reserved

22