The Computer as von Neumann Planned It

M.D. GODFREY
D.F. HENDRY

We describe the computer defined in von Neumann's unpublished paper "First Draft of a Report on the EDVAC," Moore School of Electrical Engineering, University of Pennsylvania, June 30, 1945. We discuss motivation for the architecture and design, and contrast the machine with the EDVAC that was actually constructed.

John von Neumann made a key contribution to the understanding and development of computer architecture and design through his report titled "First Draft of a Report on the EDVAC." However, in reading work that refers to this report and to the EDVAC computer (Eckert and Mauchly say the acronym stands for Electronic Discrete VVariable Computer) which it described, some perplexing observations emerge:

- The constructed EDVAC is usually described as being based on the von Neumann report.\(^1\)
- The von Neumann report is often described as the collective work of the Moore School group, unfairly given the sole authorship of von Neumann. (See, for example, Aspray and Burks' edition of the Papers of John von Neumann on Computers and Computer Theory, p. xv.)\(^2\) This would suggest that many of the ideas in the report were shared by the Moore School design group and therefore would be expected to appear in the constructed machine.
- The EDVAC has been referred to on numerous occasions, but these references do not agree about basic facts. For example, a key feature of any computer is the size of each word in the addressable memory. On this subject, Goldstine\(^3\) indicates 40 bits, others (for example, Burks\(^4\)) say 32 bits. The only known publication giving the correct value (44 bits) is Knuth's article.\(^5\) The BRL Report\(^6\) (which is well known but was never published) also has the correct value.

Some of the evident confusion stems from the failure to distinguish between the "EDVAC" described by von Neumann in the report and the "EDVAC" constructed at the Moore School. While copies of the von Neumann report were informally circulated at the time it was written, the Moore School design documents were kept private and were in fact classified and marked "CONFIDENTIAL" (Eckert and Mauchly's "Automatic High-Speed Computing: A Progress Report on the EDVAC" was changed to "unclassified" in 1947.) Subsequently, the confusion has been aggravated by the fact that von Neumann's report has been reprinted only in incomplete or inaccurate forms.

The main purpose of this article is to present the architecture given in the von Neumann report in a form that is accessible to a wider audience and to translate into modern terminology the formal machine definition given in the von Neumann report. We also compare this definition with the definition of the constructed EDVAC system. In doing this, we hope to clarify important but previously unrecognized features of the von Neumann design and to clarify a number of the confusions that have arisen over the years. The most substantial description of the Moore School EDVAC is given by Eckert and Mauchly.\(^2\) The sections of their report that specify the Moore School EDVAC in detail were written by Harry Huskey, who has also been most helpful in several discussions about the work at the Moore School. Williams' article\(^6\) in this issue reviews the actual performance of the single constructed EDVAC, which was delivered to BRL.

However, our article in no way replaces the original von Neumann report. Our purpose is only to make clear the definition of the EDVAC machines and to clarify the origins of these definitions. The von Neumann report contains a wealth of insight and analysis still not available elsewhere. Few people have had the opportunity to read and decipher the original typescript. One person who has understood the von Neumann design, particularly from the programming standpoint, is Donald Knuth. His paper\(^6\) describes the main features and instruction code of the von Neumann design, and also discusses improvements that von Neumann developed after he had drafted the report. It was von Neumann's intent that these improvements (most prominently a 32-word register file to replace the stack) should be incorporated into the report. This was never done. The improvements were based on results from a sort program that von Neumann wrote to test the effectiveness of his design. A prominent feature of the report is von Neumann's recognition that his computer would not perform relatively efficiently on sorting problems. This remains, substantially, an unsolved problem to this day.

Unfortunately, reading the report is made difficult by the incomplete draft form of the original and the propagation of accumulating errors in the reprints that have subsequently appeared.\(^3,5,9,10\) These reprints have carried over the
original errors and introduced new errors. Since one reprinting was based on a previous reprint, rather than on the original, further compounding of typographical errors has occurred. The incomplete copy in Randall's *Origins of Digital Computers* is not very useful as it only includes the first five introductory chapters. The inaccurate copies reprinted by Aspray and Burks and Stern make von Neumann's original intent quite hard to discover, mainly because of numerous mistakes in the mathematical notation. A typical paragraph in Stern's reprint (second paragraph, p. 239) reads as follows:

Thus each DLA organ has a number μ = 0, 1, ..., 255 (or 8-digit binary), and each minor cycle in it has a number p = 0, 1, ..., 31 (or 5-digit binary). A minor cycle is completely defined within M by specifying both numbers μ, p. Due to these relationships we propose to call a DLA organ a major cycle.

This should have read

A few pages later (p. 224) the notation switches from μ to u, but then later (p. 243) p is switched to ρ since the typist stopped typing ρ and wrote in ρ by hand.

The fact that the first reprint contains only the first five of 15 chapters has led to additional confusion. For example, the March 1992 issue of *Computing Reviews* contains a review of John von Neumann and the Origins of Modern Computing by William Aspray. The reviewer states: "Perhaps the lack of publication accounts for discrepancies between the author's quotes and the version of the report appearing on pages 355-364 of a book edited by Brian Randell..." The reviewer is obviously unaware of the fact that Aspray was referring to the full 15-chapter report, not the five chapters reprinted by Randell. The reviewer goes on to draw further conclusions about von Neumann's role in computer development based on the belief that the report contained only the five introductory chapters. All of the substance of the EDVAC design and architecture as expressed by von Neumann is contained in the subsequent Chapters 6 through 15.

The original manuscript from the Moore School is easier to read than the published versions: The manuscript has fewer errors, and it is easier to identify obvious typographical mistakes. However, as a first draft, it contains a great many typographical errors, particularly in the mathematical and special symbols. The first author of this article has prepared a corrected version that reconstructs what was surely von Neumann's intended writing. This version has not been published, but it is hoped that this will be possible in the future (perhaps in a future issue of the *Annals*). The manuscript was converted to TeX form so that it could be easily managed and made ready for publication. This also had the effect that this version is easier to read because of the improved typography. (For the time being, readers can obtain a copy of the report in PostScript form by anonymous FTP to isl.stanford.edu; file: pub/godfrey/reports/edvac.ps.)

Needless to say, the report is a brilliant piece of work. All contemporary computer projects must be made use of material from the Moore School, typically including a copy of the report. Alan Turing explicitly based his computer design on the report. However, curiously, the computer built under von Neumann's guidance at the Institute for Advanced Study did not follow the architecture or design principles of the von Neumann EDVAC. This fact deserves further study. (It is of course well known that von Neumann's focus of interest had then been moved to other subjects, including new work on computer theory.)

We hope that both the availability of a corrected copy and this introductory guide will make this key contribution more accessible.

**The two EDVACs**

That the EDVAC described by von Neumann (to be referred to as vN-EDVAC) and the EDVAC constructed at the Moore School (to be referred to as M-EDVAC) are very different in architecture and design will become clear below. It would be interesting to know how these differences arose, especially since the IAS machine was closer to M-EDVAC than it was to vN-EDVAC. Von Neumann did not, after an initial period, get along very well with some members of the Moore School group because of technical and other disagreements. It would appear that he wrote the report as an effort to state the architecture and design as he imagined it at that time. The report was apparently written while von Neumann was at Los Alamos and delivered to the Moore School in handwritten form. (Goldstine is reported to have said that he had a copy of the handwritten draft, but no such copy has been found in his archives at Hampshire College.) It was typed at the Moore School, but there is no evidence that von Neumann proofread the report. The report in any case had little ultimate impact on Eckert and Mauchly and the rest of the Moore School design team who designed M-EDVAC as they wanted it. This is the position as described to me by Harry Huskey.

M-EDVAC was a serial, synchronous, 44-bit word, four-address (three operand addresses and the next instruction address), binary machine with 12 operation codes. It had four registers, but these do not appear to have been addressable. It used parallel comparison of the two arithmetic units for error checking. (See Williams' article in this issue for details about the realized reliability and performance of the machine.) These and other features of the machine are summarized in Table 1, an excerpt from a Ballistic Research Laboratories report. This table was updated in BRL Report 1010, which superseded the earlier report. However, the only important change was the inclusion of floating-point arithmetic, which was a late addition to the machine. Estimates of the number of components were also increased, probably reflecting the added floating-point circuitry. Floating-point performance was not stated.
Table 1. M-EDVAC (specifications from Martin Weik, BRL Report No. 971).

Manufacturer
Moore School of Electrical Engineering, University of Pennsylvania

Operating agency
US Army Ordnance Corps Ballistic Research Lab, APG

General system
Applications: Solution of ballistic equations, bombing and firing tables, fire control, data reductions, related scientific problems.
Timing: Synchronous
Operation: Sequential
A general-purpose computer which may be used for solving many varieties of mathematical problems.

Numerical system
Internal number system: Binary
Binary digits per word: 44
Binary digits per instruction: 4 bits/command, 10 bits each address
Instruction per word: 1
Total no. of instructions decoded: 16
Total no. of instructions used: 12
Arithmetic system: Fixed-point
Instruction type: Four-address code
Number range: \((-2^{-44}) \leq x \leq (1 - 2^{-44})\)

Arithmetic unit
Add time (including storage access): 864 μs (min 192, max 1,536)
Multiply time (including storage access): 2,880 μs (min 2,208, max 3,552)
Divide time (including storage access): 2,930 μs (min 2,256, max 3,600)
Construction: Vacuum tube and diode gates
Number of rapid access word registers: 4
Basic pulse repetition rate: 1.0 megacycle/sec.
Arithmetic mode: Serial

Storage
Media Words μs Access
Mercury acoustic delay line 1,024 48-384
Magnetic drum 4,608 17,000
Includes relay hunting and closure. The information transfer to and from the drum is at one megacycle per second. The block length is optional from 1 to 384 words per transfer instruction.

Input
<table>
<thead>
<tr>
<th>Media</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Photoelectric tape reader</td>
<td>942 sexadecimal chars/sec.</td>
</tr>
<tr>
<td>Card reader (IBM)</td>
<td>78 words/sec.</td>
</tr>
<tr>
<td>Card reader (IBM)</td>
<td>15 rows/sec.</td>
</tr>
<tr>
<td>Card punch (IBM)</td>
<td>100 cards/min</td>
</tr>
</tbody>
</table>

Output
<table>
<thead>
<tr>
<th>Media</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Paper tape perf.</td>
<td>6 sexadecimal chars/sec.</td>
</tr>
<tr>
<td>Teletypewriter</td>
<td>30 words/min.</td>
</tr>
<tr>
<td>Card punch (IBM)</td>
<td>6 sexadecimal chars/sec.</td>
</tr>
<tr>
<td>Card punch (IBM)</td>
<td>30 words/min</td>
</tr>
</tbody>
</table>

Number of circuit elements
| Tubes: | 3,563 |
| Tube types: | 19 |
| Crystal diodes: | 8,000 |
| Magnetic elements: | 1,325 (relays, coils, and trans.) |
| Capacitors: | 5,500 approx. |
| Resistors: | 12,000 approx. |
| Neons: | 320 approx. |

Checking features
Fixed comparison — Two arithmetic units perform computation simultaneously. Discrepancies halt machine.
Paper tape reader error detection.

Physical factors
| Power consumption: computer | 50 kW |
| Space occupied: computer | 490 sq. ft. |
| Total weight: computer | 17,300 lbs. |
| Power consumption: air conditioner | 25 kW |
| Space occupied: air conditioner | 6 sq. ft. |
| Total weight: air conditioner | 4,345 lbs. |
| Capacity: air conditioner | 20 tons |

Manufacturing record
Number produced: 1
Number in current operation: 1

Cost
| Rental rates for additional equipment: |
| IBM card reader | $82.50 |
| IBM card punch | $77.00 |
| Approximate cost of basic system: | $467,000 |

(Table 1 is continued on the following page.)
Von Neumann's Computer

Table 1. M-EDVAC (continued).

<table>
<thead>
<tr>
<th>Personnel requirements</th>
<th>Additional features and remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Daily operation: Three 8-hour shifts. No. of technicians: 8. 7 days/week</td>
<td>Oscilloscope and neon indicator for viewing contents of any storage location at any time.</td>
</tr>
<tr>
<td>No engineers are assigned to operation of the computer, but are used for design and development of improvements for the computer. The technicians consult with engineers when a total breakdown occurs.</td>
<td>Exceed capacity options: halt, ignore, transfer control, or go to selected location.</td>
</tr>
<tr>
<td>Reliability and operating experience</td>
<td>Unused instruction (command) halt.</td>
</tr>
<tr>
<td>Average error-free running period: 8 hours</td>
<td>Storage of previously executed instruction and which storage location it came from, for viewing during code checking.</td>
</tr>
<tr>
<td>Operation ratio: 0.79. Good time: 130.5 hrs.</td>
<td>Storage of current instruction and storage location from which it originated.</td>
</tr>
<tr>
<td>(Figures for 1955) Attempted to run: 166 hrs./wk.</td>
<td>Address halt when prescribed address appears in any of four addresses of instruction to be executed by computer.</td>
</tr>
<tr>
<td>No. of different kinds of plug-in units: 3</td>
<td>Tape-reader error detection.</td>
</tr>
<tr>
<td>No. of separate cabinets (excluding power and air cond.):</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>Operating ratio figures for 1954:</td>
<td></td>
</tr>
<tr>
<td>Operating ratio: 0.79. Good time: 129 hrs.</td>
<td></td>
</tr>
<tr>
<td>Attempted to run: 163 hrs./wk.</td>
<td></td>
</tr>
</tbody>
</table>

M-EDVAC was a serial, synchronous, 32-bit word, zero-address, binary machine with a hierarchical operation-code structure of 8 basic codes, 10 subcodes, and one modifier. It had three nonaddressable registers, organized as a stack mechanism. Tagged memory was used to distinguish instructions from data. This feature is more fully explained in the later subsection “Instruction definition.”

Table 2 (on page 16) compares the main features of the two designs.

V/N-EDVAC architecture

Throughout the report, von Neumann mentions the need to develop the structure of the system, giving consideration to both design and architecture issues. The interaction of time and space and the need for locality in time and space are repeatedly discussed. These issues arise particularly in the determination of the size and performance of the delay line memory and in choices of primitive operations.

We can subdivide architecture into standard categories: addressing, instruction definition, protection, interrupt control, and input-output. Only one aspect of the last three categories is defined in the report. Instruction memory (words tagged as containing instructions) was protected against modification of any fields except the address field. It is not explained how memory could be initially loaded with instructions. However, this was presumably a part of the I/O system.

Addressing structure. All address values are included in the load, store, and control transfer instruction fields or are based on the value of the instruction address register (PC).

(See the glossary on page 15 for a key to acronyms and other terms.) Address modification is carried out by computing the desired address and then storing the address into the address field of the appropriate instruction in memory. All addresses are given as a variable pair \([a, b]\), but this is purely for design reasons. All addresses are 13-bit word addresses.

Number representation and arithmetic operation. All numeric data (term standard numbers) are 31-bit signed binary integers. The rightmost (first) bit in the 32-bit word is the tag bit, with zero meaning that the word contains a standard number. (Memory locations are taken to be increasing to the left.) Data are stored least significant bit first, sign bit following (to the left of) the most significant bit, and with the binary point taken to be between the most significant and the sign bit. Negative numbers are in two complement form. Thus, the range of standard numbers is \([-1 \leq n < 1\) with a precision of approximately eight decimal digits. At this point and throughout the report, despite a couple of switches of notation, von Neumann is clearly a “little-endian.”

All data are arranged so that the least significant bit is “first.”

Standard two's complement arithmetic is provided for addition, subtraction, multiplication, division, and square root. Rounding is provided by computing an additional check bit and “rounding to the nearest odd digit.” This was done to avoid carry due to rounding. No provision is made for detecting out-of-range results for addition, subtraction, or division.

The central arithmetic (CA) unit. The CA contains three registers: \(I_a, I_b, O_e \) and \( O_e \) is the input register and may be viewed as the top-of-stack register. \( I_a \) is the second word of the stack, but may also be the source register for transfers within the CA. \( O_e \) receives the output of operations which
use \( I_\alpha \) and \( J_\alpha \) as inputs. It always acts as an accumulator; that is, all results are formed by

\[
result + O_{\alpha} \rightarrow O_{\alpha}
\]

However, the store operations optionally allow clearing of \( O_{\alpha} \) after the store operation. All store operations store \( O_{\alpha} \). Figure 1 shows the interconnection of these registers. (This figure is a more complete version of Figure 17 in the report.) The only way in which data enter the CA is by being loaded into \( I_{\alpha} \). This always causes the previous contents of \( I_{\alpha} \) to be pushed into \( J_{\alpha} \). The only path for data out of the CA is from \( O_{\alpha} \). Operation of the binary operators then involves a sequence of the form

\[
\begin{align*}
\text{LOAD} & \quad M[j] \rightarrow I_{\alpha}, M[k] \rightarrow I_{\alpha} \\
\text{LOAD} & \quad M[k] \rightarrow J_{\alpha}, M[k] \rightarrow I_{\alpha} \\
\text{OP} & \quad M[r], \text{optionally clear } O_{\alpha}
\end{align*}
\]

In operations such as this, \( I_{\alpha} \) and \( O_{\alpha} \) are implicitly addressed, as in stack-based or zero-address systems. However, instructions are also available to cause the transfers

\[
I_{\alpha} \rightarrow O_{\alpha}, \\
J_{\alpha} \rightarrow O_{\alpha}, \\
O_{\alpha} \rightarrow I_{\alpha}
\]

as indicated in Figure 1. Thus, for example, a program segment to compute

\[ S = \sum_{i} x_{i} y_{i} \]

for literal data \( x_{i} \) and \( y_{i} \) could be

- 0: Load zero.
- \( \times \): Clear accumulator.
- \( x \): Implicit load immediate \( x_{i} \).
- \( y \): Implicit load immediate \( y_{i} \).
- \( \times \): Multiply and accumulate.
- \( \times \): Repeat for \( x_{i} \).
- \( \times \): Remaining data.
- \( \times \): Store result at address of \( S \).

A more fully parameterized procedure for computing inner products could be constructed using data address computations and loop control constructs. The lack of any address indexing mechanism or index registers causes array referencing to require additional instructions, as is true of many “modern” RISC (reduced instruction set computer) designs.

**Instruction definition.** The definition and operation of the central control (CC) and central arithmetic (CA) sections of the vN-EDVAC are described in Chapters 11 and 13 through 15 of the report. A full understanding of these chapters requires some effort.

The CC section is based on a conventional instruction-sequencing mechanism for normal instruction processing. Given that the address in the PC points to the current instruction in memory, the instruction at that address is fetched, decoded, and executed; the PC is incremented; and the operation cycle is repeated. (Note that M-EDVAC loaded the next PC value from a field in the current instruc-

---

**Glossary**

| CA | Central arithmetic-logic unit |
| CC | Central control unit |
| PC | Program counter (address of current instruction) |
| SG | Switching and gating unit |
| A | \[ \text{di} \] feedback amplifier |
| E-element | Gate |
| M | Memory |
| R | External storage |
| I | Input channel |
| O | Output channel |
| L | Memory read (L) and write (L) lines |
| s | \[ \text{di} \] select line |
| \( \text{di}(k) \) | k unit delay |
| \( M_k \) | 1-bit memory |
| \( k \) | k-bit (serial) memory |
| minor cycle | 32-bit word |
| major cycle | 32 words of memory |
### Table 2. Von Neumann's EDVAC (vN-EDVAC) compared with the Moore School EDVAC (M-EDVAC).

<table>
<thead>
<tr>
<th>Basic design</th>
<th>vN-EDVAC</th>
<th>M-EDVAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing</td>
<td>Synchronous</td>
<td>Synchronous</td>
</tr>
<tr>
<td>Operation</td>
<td>Sequential</td>
<td>Sequential</td>
</tr>
</tbody>
</table>

#### Numerical system

<table>
<thead>
<tr>
<th>vN-EDVAC</th>
<th>M-EDVAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal number system</td>
<td>Binary</td>
</tr>
<tr>
<td>Binary digits per word</td>
<td>32</td>
</tr>
<tr>
<td>Data bits per word</td>
<td>31</td>
</tr>
<tr>
<td>Memory tag bits</td>
<td>1</td>
</tr>
<tr>
<td>Bits per command</td>
<td>3 + 5</td>
</tr>
<tr>
<td>Binary digits per address</td>
<td>13</td>
</tr>
<tr>
<td>Instructions per word</td>
<td>10</td>
</tr>
<tr>
<td>No. of instructions decoded</td>
<td>8 + 16</td>
</tr>
<tr>
<td>No. of instructions used</td>
<td>8 + 10</td>
</tr>
<tr>
<td>Arithmetic system</td>
<td>Fixed-point</td>
</tr>
<tr>
<td>Instruction type</td>
<td>Zero-address code</td>
</tr>
<tr>
<td>No. of registers</td>
<td>3 (nonaddressable)</td>
</tr>
<tr>
<td>Number range</td>
<td>(-2^{30} \leq x \leq (1-2^{30}))</td>
</tr>
</tbody>
</table>

#### Storage

<table>
<thead>
<tr>
<th>vN-EDVAC</th>
<th>M-EDVAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Media</td>
<td>Words</td>
</tr>
<tr>
<td>Mercury acoustic delay line</td>
<td>8,192</td>
</tr>
<tr>
<td>Magnetic drum</td>
<td>1,024</td>
</tr>
<tr>
<td></td>
<td>Words</td>
</tr>
<tr>
<td></td>
<td>4,608</td>
</tr>
<tr>
<td></td>
<td>(\mu)s Access</td>
</tr>
<tr>
<td></td>
<td>48-384</td>
</tr>
<tr>
<td></td>
<td>17,000</td>
</tr>
</tbody>
</table>

#### Number of circuit elements

<table>
<thead>
<tr>
<th>vN-EDVAC</th>
<th>M-EDVAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tubes</td>
<td>2,000-3,000 (est.)</td>
</tr>
<tr>
<td>Tube types</td>
<td>3,563</td>
</tr>
<tr>
<td>Crystal diodes</td>
<td>8,000</td>
</tr>
<tr>
<td>Magnetic elements</td>
<td>1,325 (relays, coils, and trans.)</td>
</tr>
<tr>
<td>Capacitors</td>
<td>5,500 approx.</td>
</tr>
<tr>
<td>Resistors</td>
<td>12,000 approx.</td>
</tr>
<tr>
<td>Neons</td>
<td>320 approx.</td>
</tr>
</tbody>
</table>

The instruction word, as is common in many microcode systems. There are two exceptions to this standard instruction-processing loop. The first is a control transfer instruction that loads the PC with a new address. Von Neumann discussed the possibility of an execute-remote operation as a "transient transfer," but decided against implementation. Second, if when an instruction word is fetched, it is found that the instruction tag bit is clear, an implicit load-immediate instruction is executed. Thus, the contents of the word addressed by the PC are loaded into \(I_n\), and the PC is incremented in the normal way.

In the report, the operations within the CA and the load and store operations are described first. These (termed the *unpooled orders*) are not the actual machine instructions, but are distinct functional components of the instructions. Tables 3 and 4 summarize the notation and meaning for the unpooled orders. The actual instructions are termed the *pooled orders* and are summarized in Table 5. As can be seen, there are eight instruction types (\(r\)). The CA instructions use the subcode field \(w\), and the CA-store instructions use \(w\) and the modifier \(c\). The main reason given for using the pooled orders as the actual machine instructions was the improved bit utilization in the instruction fields. As can be seen by comparing the unpooled orders in Table 4 with the pooled orders in Table 5, the only lost functions are \(b, c, d\) and \(t\) taken as separate operations. Since those operations would normally follow an \(a\) operation, the pooling seems natural. While the bit utilization of instruction words is still quite low (the minimum number of unused bits is 10), von Neumann remarks that code space is likely to be small as compared with data space, and room should be left for expansion of the address field. Such reasoning and foresight would have been helpful to recent and current microprocessor designs. Table 5 is arranged using the layout that might have been used by von Neumann, since he generally referred to the fields in the instructions using a layout of least significant bit at the right. (However, for numerical data, the 31 bits \(t_1, t_0\) were usually referred to in left-to-right order, even though they were stored in the reverse order.)

The two means of carrying out load-immediate operations deserve a comment. First, if a data word \(t = 0\) is encountered during instruction processing, an implied load
of the contents of the word is carried out. In addition, the γ instruction (the second instruction in Table 5) loads the word that immediately follows it. It was not mentioned that γ should also have the side effect of incrementing the PC an extra time so that the following word is not subsequently executed as an instruction. However, γ would appear to be almost entirely redundant since, if the following word is data \( (i_0 = 0) \), then just executing the following word as an implied load-immediate would have exactly the same effect as γ. It does not appear that von Neumann considered the possibility of following γ with an instruction word \( (i_0 = 1) \) so that instructions could be loaded by this means.

Unconditional control transfer is provided by the ζ instruction. Conditional transfers use the s operation (sign test) to select which address value will be moved to \( O_s \). This address must then be stored into the address field of an immediately following ζ instruction if an immediate transfer is to be made. However, the store could be made into a subsequent location to achieve some of the effects (and side effects) of the delayed branch (RISC) operation.

Table 6 is copied directly from the von Neumann report. It shows the manner in which von Neumann summarized the logical definition of the machine.

**vN-EDVAC design**

Von Neumann developed both the architecture and the design of the vN-EDVAC based on detailed analysis of the performance and resource requirements of a number of computational problems. Normal instruction sequencing was intended to permit instruction execution at the rate at which data arrived from the output of a delay line. The length of the delay line was determined based on the assumption that the average delay for a memory reference after an arithmetic operation would be short as compared with the arithmetic time. The ability to retain intermediate results in the CA registers reduces the frequency of store and load operations which, unless addresses were carefully chosen, take an average of half a major (delay line) cycle time.

**Memory design.** The intended memory was to be made up of mercury delay lines. Each delay line contained 32 32-bit words. At a clock rate of 1 MHz the circulation time of the delay line was about 1,000 μs. The size of the delay lines

---

### Table 3. Notation for instruction fields.

<table>
<thead>
<tr>
<th>( l_i )</th>
<th>Tag bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>data</td>
</tr>
<tr>
<td>1</td>
<td>instruction</td>
</tr>
</tbody>
</table>

\( t \) Unpooled instruction code

\( t' \) Pooled instruction code

\( w \) Operation subcode for CA (stack) operations

\( c \) Modifier for store operations

\( 0 \) clear \( O_{ca} \)

\( 1 \) retain value in \( O_{ca} \)

\( \mu \) Major cycle (delay line) address

\( \rho \) Minor cycle (word within delay line) address

---

### Table 4. Operation code definitions.

**Unpooled types (\( t \))**

<table>
<thead>
<tr>
<th>Order</th>
<th>Name</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \alpha )</td>
<td>CC operations (stack)</td>
<td>See ( \alpha ) operations below</td>
</tr>
<tr>
<td>( \beta )</td>
<td>load</td>
<td>( M[\mu, \rho] \rightarrow I_\alpha )</td>
</tr>
<tr>
<td>( \gamma )</td>
<td>load immediate</td>
<td>( M[PC+1] \rightarrow I_\gamma )</td>
</tr>
<tr>
<td>( \delta )</td>
<td>store</td>
<td>( O_{ca} \rightarrow M[\mu, \rho] )</td>
</tr>
<tr>
<td>( \epsilon )</td>
<td>store immediate</td>
<td>( O_{ca} \rightarrow M[PC+1] )</td>
</tr>
<tr>
<td>( \theta )</td>
<td>CC move (stack)</td>
<td>( O_{ca} \rightarrow I_\theta )</td>
</tr>
<tr>
<td>( \zeta )</td>
<td>load PC (jump)</td>
<td>( M[\mu, \rho] \rightarrow PC )</td>
</tr>
<tr>
<td>( \eta )</td>
<td>I/O</td>
<td>Not defined</td>
</tr>
</tbody>
</table>

**\( \alpha \) operations**

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Value</th>
<th>Operation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>( w = 0 )</td>
<td>+</td>
<td>( I_\alpha + J_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 1 )</td>
<td>-</td>
<td>( I_\alpha - J_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 2 )</td>
<td>( \times )</td>
<td>( I_\alpha \times J_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 3 )</td>
<td>( \div )</td>
<td>( I_\alpha \div J_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 4 )</td>
<td>( \sqrt )</td>
<td>( \sqrt{ I_\alpha } \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 5 )</td>
<td>i</td>
<td>( I_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 6 )</td>
<td>j</td>
<td>( J_\alpha \rightarrow O_{ca} \rightarrow O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 7 )</td>
<td>s</td>
<td>perform i or j depending on sign of ( O_{ca} )</td>
<td></td>
</tr>
<tr>
<td>( w = 8 )</td>
<td>db</td>
<td>decimal ( \rightarrow ) binary</td>
<td></td>
</tr>
<tr>
<td>( w = 9 )</td>
<td>bd</td>
<td>binary ( \rightarrow ) decimal</td>
<td></td>
</tr>
</tbody>
</table>

**Memory addressing**

| \( \mu[\mu, \rho] \) | Major memory cycle (segment) |
| \( \rho[\mu, \rho] \) | Minor memory cycle (word) |
| \( [\mu, \rho] \) | 13-bit memory address (word-address) |

Note: For store operations, if \( i_0 = 1 \) at the target address \( M[\mu, \rho] \), then only the \( [\mu, \rho] \) field is replaced by the high-order 13 bits of the operand.
Table 5. Pooled orders.

<table>
<thead>
<tr>
<th>Type (t') instruction format</th>
<th>Definition</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>(least significant bit at right, bit width of each field indicated below each instruction)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$i_0 = 0$</td>
<td>$M[PC] \rightarrow I_{ca}$</td>
<td>load immediate</td>
</tr>
<tr>
<td>$\gamma$</td>
<td>$M[PC + 1] \rightarrow I_{ca}$</td>
<td>load immediate</td>
</tr>
<tr>
<td>$\alpha + \delta$</td>
<td>$OP; \quad O_{ca} \rightarrow M[\mu, \rho]$</td>
<td>store</td>
</tr>
<tr>
<td>$\alpha + \epsilon$</td>
<td>$OP; \quad O_{ca} \rightarrow M[PC + 1]$</td>
<td>store immediate</td>
</tr>
<tr>
<td>$\alpha + \theta$</td>
<td>$OP; \quad O_{ca} \rightarrow I_{ca}$</td>
<td>load</td>
</tr>
<tr>
<td>$\alpha$</td>
<td>$OP$</td>
<td>stack operation</td>
</tr>
<tr>
<td>$\beta$</td>
<td>$M[\mu, \rho] \rightarrow I_{ca}$</td>
<td>load</td>
</tr>
<tr>
<td>$\zeta$</td>
<td>$M[\mu, \rho] \rightarrow PC$</td>
<td>control transfer</td>
</tr>
<tr>
<td>$\eta$</td>
<td>I/O</td>
<td>input-output</td>
</tr>
</tbody>
</table>

Note: Von Neumann did not assign numeric codes to the eight pooled orders. (At the end of the report he indicated that he would do that next.) We have filled in numeric codes in the t' field in this table just to make it more definite. Also, $c$ is the $O_{ca}$ clear flag as defined in Table 3, and $w$ is the CA order modifier as defined in Table 4.

was determined from the fact that 1 ms was approximately the arithmetic time of the CA unit. Thus, new operands would become available from the current delay line at about the time they would be needed by the CA. The spirit of this analysis was sound, but it neglected important factors, including instruction fetch requirements.

The size of the memory was determined after consideration of several possible numerical problems. In the course of the analysis of memory size and logic complexity, von Neumann remarked, "The decisive part of the device, determining more than any other part its feasibility, dimensions and cost, is the memory." Based on this analysis, von Neumann settled on a total memory size of 8K words or 256 delay lines.

E-elements and logic. This is, as far as we are aware, the first substantial work (since Babbage) that clearly separated logic design from implementation, and gave a formal scheme for logic representation. It is a curious fact that the notation which was fully established and extensively used here was totally absent from subsequent works, particularly Eckert and Mauchly's "Progress Report on the EDVAC" and Burks, Goldstine, and von Neumann's "Preliminary Discussion of the Logical Design of an Electronic Computing Instrument."
<table>
<thead>
<tr>
<th>(I) Type</th>
<th>(II) Meaning</th>
<th>(III) Short Symbol</th>
<th>(IV) Code Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard Number or Order ((\gamma))</td>
<td>Storage for the number defined by (\xi = i_{31}i_{30} \cdots i_{1} = \sum_{x=1}^{31} i_x 2^{x-1} \pmod{2} -1 \leq \xi &lt; 1). (i_{31}) is the sign: 0 for +, 1 for -. If CC is connected to this minor cycle, then it operates as an order, causing the transfer of (\xi) into (I_{w}). This does not apply however if this minor cycle follows immediately upon an order (w \rightarrow A) or (wh \rightarrow A).</td>
<td>(N\xi)</td>
<td>(i_0 = 0)</td>
</tr>
<tr>
<td>Order ((\alpha) + (\delta))</td>
<td>Order to carry out the operation (w) in CA and to dispose of the result. (w) is from the list of 11.4. These are the operations of 11.4, with their current numbers (w_{\text{decimal}}) and (w_{\text{binary}}), and their symbols (w):</td>
<td>(w \rightarrow \mu \rho) or (wh \rightarrow \mu \rho)</td>
<td>(i_0 = 1)</td>
</tr>
<tr>
<td>Order ((\alpha) + (\epsilon))</td>
<td></td>
<td>(w \rightarrow f) or (wh \rightarrow f)</td>
<td></td>
</tr>
<tr>
<td>Order ((\alpha) + (\theta))</td>
<td>(h) means that the result is to be held in (O_{w}). (\rightarrow \mu \rho) means that the result is to be transferred into the minor cycle (\rho) in the major cycle (\mu); (f), that it is to be transferred into the minor cycle immediately following upon the order (\epsilon); (A), that it is to be transferred into (I_{w}); no (\rightarrow), that no disposal is wanted (apart from (h)).</td>
<td>(w \rightarrow A) or (wh \rightarrow A)</td>
<td>(wh)</td>
</tr>
<tr>
<td>Order ((\alpha))</td>
<td>Order to transfer the number in the minor cycle (\rho) in the major cycle (\mu) into (I_{w}).</td>
<td>(A \rightarrow \mu \rho)</td>
<td></td>
</tr>
<tr>
<td>Order ((\beta))</td>
<td>Order to connect CC with the minor cycle (\rho) in the major cycle (\mu).</td>
<td>(C \rightarrow \mu \rho)</td>
<td></td>
</tr>
</tbody>
</table>

The simplest gate was drawn as shown in Figure 2a, while an inverter was drawn as in Figure 2b. A two-input OR gate would be represented as in Figure 2c. The notation shown in Figure 2d was used for a two-input AND gate. A three-input AND gate was given as in Figure 2e. Thus, the number inside the circle indicated the minimum number of active inputs required to drive the output active. A two-input AND gate would be defined as shown in Figure 2f in terms of elementary gates. The number of arrows on the output line indicated the number of unit delays \((t)\) introduced by the element. The arrow notation also served to indicate the output line. Thus the notation in Figure 2g indicated a
Von Neumann's Computer

Figure 2. Notation used in the von Neumann first draft: (a) simplest gate, (b) inverter, (c) two-input OR gate, (d) two-input AND gate, (e) three-input AND gate, (f) two-input AND gate defined in terms of elementary gates (arrows on the output line indicate the number of unit delays introduced by the element), (g) a construct with total delay of 2τ, where τ is the basic gate delay time.

Figure 3. An adder circuit (a) would be represented as a block symbol (b).

construct with total delay of 2τ, where τ is the basic gate delay time.

The notion of composition was clearly established, so that, for instance, the adder circuit shown in Figure 3a was subsequently represented as in Figure 3b. This notation was termed a block symbol.

Complexity. Due to the choice of purely serial and synchronous operation, it was expected that the logic (CA and CC) would require a few hundred vacuum tubes and the memory would require around 2,000, for a total count of under 2,500.

The computer defined in the “First Draft of a Report on the EDVAC” was never built, and its architecture and design seem now to be forgotten. The report was a fundamental influence on Turing’s work. However, Turing’s design, the Pilot ACE, was built only after long delay caused by indecision on the part of the National Physical Laboratory, and long after Turing had left. Thus, even in its time, the von Neumann report was not as influential as would have been expected.

This article has given an indication of the nature of the design and of some of the innovations present in this first computer definition.

Acknowledgment
This work was supported, in part, by a grant from Apple Computer, Inc.

References


Michael D. Godfrey is a visiting professor in electrical engineering and statistics at Stanford University. He has been a member of the statistics faculty at Princeton University and a member of the technical staff at Bell Laboratories, Murray Hill, N.J. He has also held the Schlumberger chair at the Imperial College of Science, Technology and Medicine in London, and worked as director of research at Sperry Univac. Throughout his career he has had a strong interest in computing and its history.

Godfrey obtained a BSc from the California Institute of Technology in 1959 and a PhD from the University of London in 1962.

David F. Hendry is a founder of T-H Engineering, Inc., in Altadena, Calif. He has held positions in the Silicon Structures Program at Caltech and at the Jet Propulsion Laboratory. He has also been a faculty member at the Polytechnic of the South Bank, London, and at the University of London Institute of Computer Science. His research interests are in software technology and computer design, particularly with respect to VLSI implementation.

Hendry completed his BSc in mechanical engineering at the University of Glasgow in 1959 and a postgraduate diploma in industrial administration in 1960.

Godfrey can be reached at the Durand Building, ISL, Electrical Engineering Department, Stanford University, Stanford, CA 94305.