

---

# EE273 Lecture 14

## Off-Chip Power Distribution

March 5, 2001

William J. Dally  
Computer Systems Laboratory  
Stanford University  
billd@csl.stanford.edu

# Logistics

---

- Project
  - Due Wednesday 3/7
  - Automatic extension until 3/12
- Reading
  - Sections 5.3 and 5.4
- Final Exam
  - Friday 3/23, 8:30AM to 10:30AM
  - Location TBD
- Upcoming Lecture Schedule
  - 3/7 – Power distribution – on-chip and summary
  - 3/12 – Wrapup
  - 3/14 – Guest lecture

# A Quick Overview

---


- The Power-Distribution Problem
  - DC supply voltage with small tolerance
  - AC current, large  $di/dt$
  - Inductive and resistive supply components
- Inductive Power Supply Noise
  - L supplies low-frequency current, C supplies high frequency
  - ripple due to current variation within each cycle
  - transient at start/stop of load current
- Bypass Capacitors
  - parasitic L and R in capacitors make them effective only below a certain frequency
- Local Regulation
  - series and parallel (shunt)
  - clip voltage ripple
  - ‘subtract’ AC current
  - distribute at a more convenient voltage

# The Power Distribution Problem

---

- Modern digital systems operate at small DC voltages
  - 1.2 to 3.3V
  - must be held to within  $\pm 10\%$  (or less)
- and draw large AC currents
  - 10A or more per chip, 100A per board, KA in a system
  - may go from 0 to full current in less than one clock cycle
- over a supply network with parasitic elements
  - Inductance of bus bars, PC boards, packages, and bond wires
  - Resistance of on-chip wires

# A Typical Power Supply Network




- Actually a tree with branching at each level
- Parasitic inductance (off-chip) and resistance (on-chip)
- Power and ground networks are usually symmetric
- Capacitance added to give a *tapered* frequency response

# Typical Load Current


---

- For a given clock domain, load is usually periodic with the clock
- May stop or start in a single clock cycle
- With multiple clock domains, they may drift into phase reinforcing one another
- Load is often *resistive*, varying linearly with supply voltage
- Some loads are *high impedance*, constant independent of supply voltage




# Local Loads and Signal Loads

- Logic loads connect a point in the power network to a corresponding point in the ground network
  - current can be supplied from a nearby bypass capacitor
- Signal loads connect a point in the power network to a distant point in the ground network
  - usually due to unbalanced signaling
  - current must return over a *long* path
  - bypass capacitors are not effective




# Inductive Supply Noise

- Each section of the supply network is an LC circuit
  - has a resonant frequency,  $\omega_{LC} = (LC)^{-1/2}$
  - inductor carries DC current ( $\ll \omega_{LC}$ )
  - capacitor supplies AC current ( $\gg \omega_{LC}$ )
- Size capacitor to
  - supply cycle to cycle AC current with acceptable ripple
  - handle inductor start/stop transient



# Response of an LC Section to Typical Supply Current

---



# Magnitude of Ripple within a Cycle

---


- Over a clock cycle, inductor current is essentially constant,  $I_{\text{avg}}$
- Load current varies considerably
- Capacitor current is the difference
- Capacitor voltage *ripples* due to this AC current

$$\Delta V = \frac{k_i I_{\text{avg}} t_{ck}}{C_B}$$

$$C_B > \frac{k_i I_{\text{avg}} t_{ck}}{\Delta V_{\text{max}}}$$

# Starting and Stopping on a Dime



- When circuit is *off*, inductor current is 0.
- During startup, the capacitor must supply current to the load while the inductor current ramps up
- Similarly, when the circuit shuts down, the capacitor must absorb the inductor current while it ramps down
- In either case, the situation is that of a step current into an LC circuit
- Response is a sine-wave



$$\Delta V = \frac{I_{\text{avg}}}{C_B \omega_C} \sin(\omega_C t)$$
$$= I_{\text{avg}} \sqrt{\frac{L}{C}} \sin(\omega_C t)$$

$$\Delta V_{\text{max}} = I_{\text{avg}} \sqrt{\frac{L}{C}}$$

# Bypass Capacitor to Handle Start/Stop Transient



$$\Delta V_{\max} = I_{\text{avg}} \sqrt{\frac{L}{C_B}}$$

$$C_B > \left( \frac{I_{\text{avg}}}{\Delta V_{\text{peak}}} \right)^2 L$$

$$L_{i+1} < C_i \left( \frac{\Delta V_{\text{peak}}}{I_{\text{avg}}} \right)^2$$

# Sizing Bypass Capacitors

- Bypass capacitor must be sized to handle both types of inductive power supply noise
  - ripple due to non-uniform current within a clock cycle
  - start/stop transients
  - maximum ripple can happen at peak or trough of transient
- Approximate capacitance requirement by summing the independent requirements
- Usually several *stages* are required to meet both constraints

$$\Delta V_{\max} = I_{\text{avg}} \sqrt{\frac{L}{C_B}} + \frac{k_i I_{\text{avg}} t_{ck}}{C_B}$$


$$C_B > \left( \frac{I_{\text{avg}}}{\Delta V_{\max}} \right)^2 L + \frac{k_i I_{\text{avg}} t_{ck}}{\Delta V_{\max}}$$

$$C_B > \left( \frac{I_{\text{avg}}}{\Delta V_{\max}} \right) \left( k_i t_{ck} + \left( \frac{I_{\text{avg}}}{\Delta V_{\max}} \right) L \right)$$

# The Truth about Bypass Capacitors



---

- Most capacitors are only capacitors at low frequencies
- Capacitors have parasitic series resistance and inductance
- Every pico-Farad has its very own nano-Henry
- Two key breakpoints
  - LC frequency
  - RC frequency
- Capacitors are ineffective at bypassing currents above *either* of these frequencies



# Impedance vs. Frequency for some Typical Capacitors

---



# Capacitor Properties


Type	C	R	L	$f_{RC}$	$f_{LC}$	$f_{LR}$
On-chip MOS	250fF	10	0	64GHz		
On-chip MOS	1pF	40	0	4GHz		
SMT ceramic	1pF	0.1	1nH		160MHz	
SMT ceramic	1nF	0.1	1nH		50MHz	
Ceramic disk	10nF	0.1	5nH		23MHz	
Al Electrolytic	10 $\mu$ F	1	10nH	160KHz		16MHz
Al Electrolytic	1mF	0.05	10nH	3KHz		800KHz


- High frequency is only achieved with small capacitors
- Many capacitors can be used in parallel to increase capacitance without reducing frequency

# Special Low L Capacitors Do Substantially Better

## Low Inductance Chip Capacitors

### InterDigitated Capacitor (IDC)





**GENERAL DESCRIPTION**


AVX's interdigitated capacitor is a very low inductance, surface mount capacitor. A measured inductance of 17pH makes this the lowest, SMD mountable device in the industry. With the high speed microprocessors approaching 600MHz and beyond, the need for low inductance, decoupling caps becomes critical. Also, by connecting the device with eight (8) vias to the power and ground planes, the inductance of the entire system can be lowered. This allows engineers to speed up board interconnect for the current, and next generation, of microprocessors.

**HOW TO ORDER**

<b>W</b>	<b>3</b>	<b>L</b>	<b>1</b>	<b>Y</b>	<b>C</b>	<b>105</b>	<b>M</b>	<b>A</b>	<b>T</b>	<b>3</b>	<b>A</b>
Style	Case Size	Low Inductance	Number of Caps	Voltage 0-6.3V 7-10V Y=10V	Dielectric C-X7R	Capacitance Code	Tolerance M=±10%	Termination T=Plated Ni and Sn/Au	Package Code	Lead Style 1=1' Stand	Special A=Standard T=1,000 Part Size Only


Package Style	Measured Inductance (pH)
IDC	17.5
Feedthru	22.6
0805	39.0
1206	120.7

**Impedance Characteristics of 1µF - X7R**




Capacitance (µF)	L047	0.1	0.22	0.47	0.68	1.0	2.2
X7R	18V						
	10V						
	6.3V						

**Typical Impedance and ESR - 2.2µF - ESR**



**PERFORMANCE CHARACTERISTICS**

Capacitance Tolerance	X7R ±20%
Dissipation Factor	For 16 volts: 3.5% max. For 10 volts: 5% max. For 6.3 volts: 6.5% max.
Insulation Resistance (+25°C, VDC)	100,000MΩ min. or 1,000MΩ/µF min. whichever is less



# Bypass Network Design Procedure

---

1. Start at the load and work out
2. At each stage,  $i$ 
  1. Size the capacitance to handle the HF current  $C_i > ki/\Delta V$
  2. Size the capacitor as big as possible (economically) while keeping the inductance  $L_i$  small enough for the transient limit of the previous stage ( $i-1$ )
3. Done when capacitance is greater than  $L_s(I/\Delta V)$

Really picking capacitors based on their inductance

# Example Design

---

- One chip, 10A,  $t_{ck} = 2\text{ns}$ ,  $k = 0.5$ ,  $\Delta V = 0.1\text{V}$ ,  $di/dt = 40\text{A}/0.5\text{ns} = 80\text{GA/s}$ ,  $L_s = 100\text{nH}$
- First rank
  - $C1 > (0.5 \times 10 \times 2\text{n})/0.1 = 100\text{nF}$
  - $L1 < \Delta V/di/dt = 0.1/80\text{G} = 1.25\text{pH}$
  - Choose on-chip 250nF capacitor
    - Could get by with 100nF, but 250nF makes the next level easier
- Second Rank
  - $L2 < C1(\Delta V/I)^2 = 250\text{n}(0.1/10)^2 = 0.025\text{nH}$ 
    - First rank increases inductance limit by 20x (would have been 8x with 100nF)
  - Choose 10 2.2 $\mu\text{F}$  IDC caps (175pH each) on package
    - And lots (100s) of solder balls to keep total L less than 25pH

## Example Design (cont)

---

- Third Rank
  - $L3 < C2(\Delta V/I)^2 = 22\mu (0.1/10)^2 = 2.2\text{nH}$
  - Choose 5 1000 $\mu\text{F}$  Ultra low ESR Tantalum capacitors
    - ESR of 0.018 $\Omega$  each, 0.0036 $\Omega$  total.
    - Current rating of 2.1A – 10.5A total
    - .036V ripple with 10A current
  - We're done since  $C3 = 5000\mu\text{F} > L_s(I/\Delta V)^2 = 100\text{n} \times (10/.1)^2 = 1000\mu\text{F}$

# A Typical Tantalum

**TANTALUM CHIP CAPACITORS**  
**T494 SERIES — Low ESR, Industrial Grade**

**KEMET**

**FEATURES**

- Low ESR values in EIA 505BAAC sizes
- Capacitance: 0.1  $\mu$ F to 470  $\mu$ F
- Taped and Potted per EIA 481-1
- Tolerance:  $\pm$ 10%,  $\pm$ 20%
- Symmetrical, Compliant Terminations
- Voltage: 4-50 VDC
- Optional Gold-plated Terminations
- Extended Flange Values
- Laser-marked Case
- New Low Profile Case Sizes
- 100% Surge Current test on C, D, U, V, X sizes

**CAPACITOR OUTLINE DRAWING**

**STANDARD T494 DIMENSIONS**  
 Millimeters (inches)

CASE SIZE	COMPONENT															
	KEMET	EIA/IEC	L	W	H	M	K	F	S	X	Y	A	G	R	E	
A	3216	3216	3.2 ± 0.2	1.6 ± 0.2	1.2	0.3	1.2	0.8	0.89	0.13	0.8	5.1	1.3	1.78	1.78	
B	3225	3225	3.2 ± 0.2	2.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
C	3232	3232	3.2 ± 0.2	3.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
D	3243	3243	3.2 ± 0.2	4.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
E	3254	3254	3.2 ± 0.2	5.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
F	3265	3265	3.2 ± 0.2	6.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
G	3276	3276	3.2 ± 0.2	7.6 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
H	3287	3287	3.2 ± 0.2	8.7 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
I	3298	3298	3.2 ± 0.2	9.8 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
J	3309	3309	3.2 ± 0.2	10.9 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
K	3320	3320	3.2 ± 0.2	12.0 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
L	3331	3331	3.2 ± 0.2	13.1 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
M	3342	3342	3.2 ± 0.2	14.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
N	3353	3353	3.2 ± 0.2	15.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
O	3364	3364	3.2 ± 0.2	16.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
P	3375	3375	3.2 ± 0.2	17.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Q	3386	3386	3.2 ± 0.2	18.6 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
R	3397	3397	3.2 ± 0.2	19.7 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
S	3408	3408	3.2 ± 0.2	20.8 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
T	3419	3419	3.2 ± 0.2	21.9 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
U	3430	3430	3.2 ± 0.2	23.0 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
V	3441	3441	3.2 ± 0.2	24.1 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
W	3452	3452	3.2 ± 0.2	25.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
X	3463	3463	3.2 ± 0.2	26.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Y	3474	3474	3.2 ± 0.2	27.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Z	3485	3485	3.2 ± 0.2	28.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	

Notes: 1. Metric dimensions govern.  
 2. (Ref) - Dimensions provided for reference only.  
 3. M-C-503600 Specified Dimensions.  
 4. Round Size Pad 2.3 to 1.9mm (0.114" to 0.074") in diameter at KEMET's option.

**LOW PROFILE T494 DIMENSIONS**  
 Millimeters (inches)

CASE SIZE	COMPONENT															
	KEMET	EIA/IEC	L	W	H	M	K	F	S	X	Y	A	G	R	E	
B	3225	3225	3.2 ± 0.2	2.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
C	3232	3232	3.2 ± 0.2	3.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
D	3243	3243	3.2 ± 0.2	4.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
E	3254	3254	3.2 ± 0.2	5.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
F	3265	3265	3.2 ± 0.2	6.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
G	3276	3276	3.2 ± 0.2	7.6 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
H	3287	3287	3.2 ± 0.2	8.7 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
I	3298	3298	3.2 ± 0.2	9.8 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
J	3309	3309	3.2 ± 0.2	10.9 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
K	3320	3320	3.2 ± 0.2	12.0 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
L	3331	3331	3.2 ± 0.2	13.1 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
M	3342	3342	3.2 ± 0.2	14.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
N	3353	3353	3.2 ± 0.2	15.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
O	3364	3364	3.2 ± 0.2	16.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
P	3375	3375	3.2 ± 0.2	17.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Q	3386	3386	3.2 ± 0.2	18.6 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
R	3397	3397	3.2 ± 0.2	19.7 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
S	3408	3408	3.2 ± 0.2	20.8 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
T	3419	3419	3.2 ± 0.2	21.9 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
U	3430	3430	3.2 ± 0.2	23.0 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
V	3441	3441	3.2 ± 0.2	24.1 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
W	3452	3452	3.2 ± 0.2	25.2 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
X	3463	3463	3.2 ± 0.2	26.3 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Y	3474	3474	3.2 ± 0.2	27.4 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	
Z	3485	3485	3.2 ± 0.2	28.5 ± 0.2	1.2	0.5	2.2	0.8	0.89	0.13	1.1	5.8	2.2	1.78	1.78	

Notes: 1. Metric dimensions govern.  
 2. (Ref) - Dimensions provided for reference only.  
 3. No dimensions provided for B, P or R because low profile cases do not have a bevel or a skirt.

**T494 ORDERING INFORMATION**

**T 510 B 155 M 505 A S**

Tantalum — Lead Material  
 Series — Standard Surface-Coated  
 T494 — Low ESR, Industrial Grade — Dual Plated (A, B, C, D, X only)  
 Case Size — Failure Rate  
 A, B, C, D, X, Y, Z — Not Applicable  
 Capacitance Picofarad Code — Voltage  
 First two digits represent significant figures.  
 Third digit represents number of zeros to follow.  
 \*Part number example: T494N505505A5 (14 digits - no spaces)  
 Capacitance Tolerance — M =  $\pm$ 20%  
 K =  $\pm$ 10%

KEMET Electronics Corporation, P.O. Box 5929, Greenville, S.C. 29608, (864) 563-8300

**TANTALUM CHIP CAPACITORS**  
**T510 SERIES—Ultra-Low ESR**

**KEMET**

**FEATURES**

- Ultra-Low ESR < 30 m $\Omega$
- 100% Surge current test
- New 67360 Case with ESR < 10 m $\Omega$
- Precision - molded, laser-marked case
- Up to 4 Amp ripple current
- Symmetrical compliant terminations
- 100% accelerated steady-state aging
- Taped and reeled per EIA-481-1

**OUTLINE DRAWING**

**DIMENSIONS - Millimeters (Inches)**

CASE SIZE	COMPONENT															
	KEMET	EIA/IEC	L	W	H	M	K	F	S	X	Y	A	G	R	E	
X	2248	2248	2.3 ± 0.2	0.8 ± 0.1	0.4 ± 0.1	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	
Y	2259	2259	2.3 ± 0.2	0.9 ± 0.1	0.4 ± 0.1	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	
Z	2270	2270	2.3 ± 0.2	1.0 ± 0.1	0.4 ± 0.1	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	

Notes: 1. Metric dimensions govern.  
 2. (Ref) - Dimensions provided for reference only.

**T510 RATINGS & PART NUMBER REFERENCE**

Cap. JF	Case Size	KEMET Part Number	ES Leakage $\mu$ A @ 20°C	ESF % @ 25°C	ESR m $\Omega$ @ 25°C	Surge Current A rms @ 25°C	Temp. Range
0.1	X	T510X0100000000000000	10	0.2	30	3.0	-55 to 125
0.1	Y	T510Y0100000000000000	10	0.2	30	3.0	-55 to 125
0.1	Z	T510Z0100000000000000	10	0.2	30	3.0	-55 to 125
0.1	X	T510X0100000000000000	10	0.2	30	3.0	-55 to 125
0.1	Y	T510Y0100000000000000	10	0.2	30	3.0	-55 to 125
0.1	Z	T510Z0100000000000000	10	0.2	30	3.0	-55 to 125

**T510 ORDERING INFORMATION**



**T 510 X 477 M 008 A S**

Tantalum — Lead Material  
 Series — Standard Surface-Coated  
 T510 — Ultra-Low ESR  
 Case Size — Failure Rate  
 X, Y, Z — Not Applicable  
 Capacitance Picofarad Code — Voltage  
 First two digits represent significant figures.  
 Third digit specifies number of zeros to follow.

KEMET Electronics Corporation, P.O. Box 5929, Greenville, S.C. 29608, (864) 563-8300


# Local Power Supply Regulation

- Can put a regulator in series or parallel with the power supply
- Parallel or *shunt* regulators control current
  - add a current to the AC load current to make it look more like a DC current
- Series regulators control voltage
  - clip off the top of the voltage ripple and transient response
  - distribute power at a higher voltage (or AC voltage)




# Shunt Regulators and Clamps

- Shunt regulators maintain a steady current draw from the distribution network
  - Measure the load current,  $I_L$
  - Generate a shunt current
$$I_R = I_{\max} - I_L$$
  - Current is now DC
    - but large
- A clamp handles the turn-off transient to avoid overvoltage
  - measure the load voltage,  $V_C$
  - draw current when  $V_C$  exceeds a threshold



# Series Linear Regulators

- Think of the regulator as a variable series resistor
  - drop distribution voltage (e.g., 3.3V) down to a load voltage (e.g., 2.5V)
- Can *clip* off the top of the voltage ripple by resistively dropping it
- Limited by
  - frequency response of the regulator (can't track fast transients)
  - series nature of regulator, can't divert transient inductor current



# Switching Regulators

---

- A *switching* regulator uses a reactive element (usually a transformer or inductor) to convert the supply from one voltage to another with only a small loss in power
- Distributing power at a high voltage improves things quadratically
  - less current to distribute
  - more voltage to tolerate ripple
- Often advantageous to make this distribution voltage AC (at 0.1kHz to 1MHz)

$$V_D = kV_P$$

$$I_D = \frac{I_P}{k}$$

$$\begin{aligned} \frac{\Delta V_D}{V_D} &= \frac{Z_D I_D}{V_D} \\ &= \frac{Z_D I_P}{k^2 V_P} \end{aligned}$$

# Next Time

---

- On-Chip Power Distribution