<table>
<thead>
<tr>
<th>No</th>
<th>Date</th>
<th>Topic</th>
<th>Assignment</th>
<th>Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2-Apr</td>
<td>Introduction to interconnection networks. Walk through of a simple network.</td>
<td></td>
<td>Chapters 1 &amp; 2</td>
</tr>
<tr>
<td>4</td>
<td>14-Apr</td>
<td>Non-blocking topologies.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>16-Apr</td>
<td>Topology overflow and wrapup. Routing basics and taxonomy.</td>
<td>HW2: Routing and Flow control</td>
<td>Chapters 8 &amp; 9</td>
</tr>
<tr>
<td>8</td>
<td>28-Apr</td>
<td>Flow control continued.</td>
<td>HW3: Router architecture</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>5-May</td>
<td>Router microarchitecture. Basic router. Input buffers and buffer organization. Internal switch organization: crossbars, dimension-ordered, and multistage.</td>
<td>Project assignment</td>
<td>Chapter 16</td>
</tr>
<tr>
<td>11</td>
<td>7-May</td>
<td>Midterm exam, in class</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>12-May</td>
<td>Router datapath components, router pipelining, router delay models.</td>
<td>Checkpoint 1</td>
<td>Chapter 17</td>
</tr>
<tr>
<td>16</td>
<td>26-May</td>
<td>Memorial Day, No Class</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>2-Jun</td>
<td>Project Presentations</td>
<td>Project due</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>4-Jun</td>
<td>Wrapup Lecture</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>