Stanford Interconnection Networks Research

Stanford Interconnection Network Research

We are developing the architectures and algorithms essential to the next generation of interconnect applications: parallel computing, network switches and routers, high-performance I/O systems, and on-chip networks.  Recent results and ongoing projects include:

 

Previous Projects

Members

 

Former Members

 

This work is supported by:

 

 

Recent Publications

 

Reliable Router

Virtual-Channel Flow Control and Wire-Efficient Networks

Back to Top

For problems or questions regarding this web contact agupta@cva.stanford.edu.
Last updated: March 2, 2006.